Form PTO-1449 U.S. Department of Commerce Patent and Trademark Office INFORMATION DISCLOSURE			
STATEMENT BY APPLICANT	Applicant: Fathimulla et al.		
APR 1 2 2007 EE	Filing Date: January 26, 2004	Group: 2814	
TO TRADENT			

U.S. PATENT DOCUMENTS

Examiner Initial	No.	Document Number	Date	Name	Class	Subclass	Filing Date

FOREIGN PATENT DOCUMENTS

Examiner Initial	No.	Document Number	Date	Country	Class	Subclass	<u>Translation</u> Yes No	

OTHER DOCUMENTS - Including Author, Title, Date, Pertinent Pages, Etc.

Examiner Initia	No.	
LP	1.	A.B Glaser et al., "Integrated Circuit Engineering," p. 265-267, 289 Addison-Wesley, 1977
LP	2.	U.S. Davidsohn and F. Lee., "Dielectric-Isolated Integrated-Circuit Substrate Processes." Proc. IEEE 57: 1532-1537 (September 1969).

Examiner Date Considered 5/9/07

EXAMINER: Initial if citation considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with any communication.